Not quite, simplisticly...

(a) large register file - reducing memory accesses

( B) same length instructions - simplify fetch queue

© each instruction takes one clock cycle - rather than variable number

CISC have variable length instructions and variable execution time per instruction.