I did some more work on the CPLD code. 

I removed all decoding logic except the very basic stuff, hooking up only the lower half of the first chip to the 4-to-16 decoder. 

Tried it again, boom 2MB. 

So... at least i know my board configuration is good! I didnt have any doubts about that.  At least I got the hardware perfect right off the bat.