( To oo = = NOTE: uNLEss OrHERWISE SPECIFIED LA | — |B08e| TOP VALVES ARE IN OMS 1/4 WATT 254 toil ed Ls CAPACITOR. VALUES ARE IN HICROFARADS ee 3. EDEN. Ths. PIuMMAPY GRUND >|—|er aN DEN T-% SEC tC ARY GROUND. D <3) $1 POSITION TH BACK OFF ©) : W. ~ . Y Rio 212 RITE” Wee Wei 22. SE ' _ Fl— : Lfou G Ba 7emosc |? -- ——| 20] -svstey] | : oto 3 | AG 1 |+300V Ju [c3 |easq ADDED yMPER BETWEEN! ooo | og 3 | Focus Cl2tciB oO = ee ea gol CR IY i 2 [2a |ezes[RB0 was — VY Vstv Forse TT ne Ra: G 2y, 8 Basse 2 | se ¥ — Oe A | BAT RETURN — c cre 1 Fis: 0 |+a3v i|dlz JUMPER cee f 5 = aT t R10 Le | 2209 7] 2aty, 08957 ! a 1K macs | ' ie iu +i2v ;___| | cra) cul R23. ie oe | jiNuga7 i st i y . INS39 ~ uv — ae | | Z a a aw i2w i CRS! Ca He au av —— © be | _ io ‘ig— uF Gai Aq ~ i TO’ am LD eee’ [s002- pe ea0) (he 20 H Fk bet ® Ca | vw i lev SU) ay gene | a | f £ = T Bog ry +) Cz = + BK 35, NNO? rey LEI See Ge 33 oT RIS Tie v' tev) Sov tov. EX) “N93 Le ! vv 22 Pg afte — w |-2y. 24 fy Sa tase N |+5V SEN 3) 50 By $470 REF DESIGNATION -USED 3] ot ri? sh -$a27 5] W2W Care) ca20 | iE _ [C40 , CRZ6 ,L6.0 ay éj 1g NN933| INHO33 oN x Ae ES + Os 3 u cae |) tose MBS-U51 ‘ane p08 3i8 i vous | 7 3by ! \ b | | vy au oS 830 1 5 ! 2N3s04 _ 4.3K © [METRIC ay olen ed RIC! @gapple computer rT ‘ Sy | i A Aas | DK = | SCHEMATIC. | = 7 POwER SUPPLY E)MeF EA Sait a LZ | oe |] oso-uor-y | 4 ] 3 ia 2 T 1

CR11 1u 10K CR12 1N914 R20 20K R17 8 R19 R22 C21 5R1@0W5 22n 4 1 0 0 0 u@5 0 V MR854 6 5 9 + 2n7 + 82R@2W CR22 + 16 MR854 C25 C11 2N6308 R3 1N4004 CR19 2u2 1K@0W5 R8 3 51R T5 220R@2W C16 + 4 R9 R7 100R@5W 2n7 10 +33 Out C22 C24 R23 Q3 2N2102 CR21 15 C26 51R R6 8 +18V 1 - L5 T3 4 5 6 Push 2 3 2N6308 Q2 + Z2 a LM393 2N4401 1N4004 CR18 1K@0W5 R4 3 2u2 C15 + T4 6K8 2 1N4004 Q1 +18V - 100n C18 20K R13 3 +170V 220R@2W 1N914 R16 2 + 100u +12 Out CR8 16V x 2 1 +18V 2K4 E9 /Shutdown 7 +18V R18 1N914 +5 STBY (5 .7 V) C14 E8 115V CR5 Line Sense 1N914 1N914 CR9 3 Z1 100n 230V C13 1N4004 + 1000u E7 R5 750K C19 + 20K R12 6 + Z2 b LM393 Q6 1 CR6 C12 E6 SW1 NC LM7805C CR7 T1 J NO 5 -170V 115V 3 I /Delay Reset +18V E2 2 H Logic +5 51K@2W R33 E4 E5 G +170V 51K@2W R2 + 470u CR4 C8 + 470u C9 C7 22n C6 L3 CR3 22n C5 8R@25C F 115V 1N5404 R1 100n 10n 10n WHT C2 C4 L1 3A 250V C1 BLK C3 E1 330n 1 CR2 L2 F1 E 1N5404 D 1N5404 C 1N5404 B 330n CR1 A CR20 +5 Out NSD3040C 14 4 L4 R24 C23 15R@2W 10n 4 4 7 0 0 u@6 .3 V L6 5 6 13 Q4 CR26 +12 Out MR852 4 CR24 Pull 4 7 0 0 u@1 6 V -170V LM7905C 2 + 100u C29 5 -5 Out + 100u L7 CR25 3 C27 R25 3n3 C20 51R R10 MR852 C10 Z3 1N4004 2 CR23 CR27 T2 330@2W 1 1N4004 1 1N914 1N914 1N914 CR13 CR14 1N914 CR16 CR28 MR852 Current Sense CR15 CR29 5 1N4004 1N4004 CR17 2N2102 -12 Out 1u@250V MR852 R32 Component Side Brightness -100V 820K 100n C30 2M R26 R27 7 +18V 1 2 3 4 5 6 7 8 9 10 11 12 13 +12 Out Line Sense On/Off +5 Sense Current Sense /Shutdown /Power Fail Pull Push Logic +5 /Delay Reset +300V R31 Focus 100K A B C D Solder Side n/c /Power Fail (5 .7 V) +5 STBY -5 Out J1 R28 100K 22 21 20 19 18 17 16 15 14 13 12 +5 Out 11 10 +12 Out 9 8 n/c 7 6 5 4 n/c 3 Focus 2 Brightness 1 +300V BRT Return 1M 2M R29 6 R30 100K /Power Fail On/Off -12 Out +5 Sense +5 Out +12 Out +33 Out n/c -100V BRT Return Z Y X W V U T S R P N M L K J H F E D C B A 6 Reverse Engineered from: A ssy. No. 9 9 P0 0 7 3 -0 0 0 Rev. J Apple X/Lisa "DataPower" Power Supply 2 0 0 2 -0 1 -1 2 Part Numbers Skipped CR1 0 R1 1 , 1 4 , 1 5 , 2 1 C1 7 , 2 8 CardEdge CardEdge E F G Sheet 1 of 2 Rev. B Drawn by: JDM Checked by: TS 7 Notes: 1. There are NO 4-way connections on this diagram 2. Leading slash indicates signal is active low 3. Send corrections to: bugs@SigmaSevenSystems.com 4. Use this drawing at your own risk H I J

A B C D E F G H I J 1 1 +5V 51K 1n + Z1 a LM339 4 C11 100n 1N914 2 2 R23 CR3 10K 1N914 C3 12 R19 CR5 51R - 2K@1% 1N914 CR6 +18V CR4 3 5 C10 R18 R21 499R@1% - 4K02@1% 2N4401 1N914 Current Sense R24 + 1u R33 5K1 Q3 5K1 + 1u CR7 1 R34 2 - +18V + Z3 a LM393 2K R27 1 C14 6 VR + Z1 b LM339 3 VR /Power Fail 4 R32 7 2K Brownout Limit A djust R26 2 750K 8 + 1u C12 6K2 R25 +18V R22 R20 +5V Line Sense +5V 6K19@1% +5 Sense /Delay Reset 1N914 3 +18V R29 4 6 R7 2N4401 5K1 2K49 Q2 10 VR R9 R6 11 1N914 R30 7 CR2 + Z1 d LM339 /Shutdown 13 - 4 - 51K R28 On/Off + Z3 b LM393 6K49 470R@1W R5 5 +5V Q1 2N4401 5K1 VR +18V 200K 10K R31 3 R16 15 Ac 12 11 Ae Push 13 Bc 14 Be Pull 6 P1 A B C 100n R15 8K25@1% R13 + 1u 1K2@1% 2.520 V VR 6 +18V On/Off + 1u +12 Out Line Sense C9 1 2 3 4 5 6 7 8 9 10 11 12 13 7 CT RT C5 Gnd 1K@1% EN SG3524 5 Logic +5 R14 R12 Z2 10 10K5 20K Comp 2 1 VSense+ VSense4 5 ISense+ ISense- 1N914 R37 VR C4 22n 4K87@1% 1n 3 OSC 16 Vref R17 +5 A djust R11 2K +5V 220p Vin 7 6 10K R10 2N5061 20K CR1 9 4n7 CR9 C13 C6 8 - +18V 51K C7 C8 8 100n VR 14 C2 1N914 + Z1 c LM339 R4 9 R3 +5 Sense CR8 5K1 R2 2K49@1% R1 R36 R35 5 1K21@1% 4K75@1% +12 Out 1K82@1% +18V +5 Sense +5 Sense Current Sense /Shutdown /Power Fail Pull Push Logic +5 /Delay Reset Variations Reported D E Rev Part C C7 = 1 0 0 p C7 = 1 n F Reverse Engineered from: A ssy. No. 9 9 P0 1 0 8 -0 0 0 Rev. C Part Numbers Skipped R8 C1 G Apple X/Lisa "DataPower" Power Supply 2 0 0 2 -0 1 -1 2 Sheet 2 of 2 Rev. B Drawn by: JDM Checked by: TS 7 Notes: 1. There are NO 4-way connections on this diagram 2. Leading slash indicates signal is active low 3. Send corrections to: bugs@SigmaSevenSystems.com 4. Use this drawing at your own risk H I J